Introduction
As the channel length of MOSFETs approaches the thickness of inversion-layer, we have to control quantized effects to realize ultimate device performance. Although the quantized effects of twodimensional (2D) electron gas in inversion-layer reduce the gate capacitance, they can enhance low-field mobility and increase inversion-layer capacitance if the subband structures are designed properly [1] . When the channel length is further shortened less than or comparable to a carrier's mean free path, the frequency of scattering events in these ultra-small devices is diminished, so that we will need to consider its ballistic behavior even at the room temperature operation [2] . The quantum hydrodynamic approaches [3, 4] based on classical parameters, such as mobility and relaxation time, will not be applicable to investigate such a ballistic behavior.
In this paper, we will present a quantum transport modeling of nano-scaled SOI-MOSFETs by using a quantum Monte Carlo (MC) device simulation [5, 6] . The quantum mechanical effects are incorporated in terms of a quantum correction of potential in this particle model. The ellipsoidal multi-valleys of silicon conduction band are also considered in the transport simulation, which is very important in the practical design of nano-scaled MOSFETs, but may not be taken into account in the alternative quantum MC approach based on the effective potential [7] . First, we will demonstrate the validity of the quantum MC technique at thermal equilibrium. Then, we will apply the technique to the non-equilibrium electron transport in nano-scaled SOI-MOSFETs, where a quasi-ballistic behavior of ultra-short channel devices is studied by evaluating the frequency of carrier scattering events in channel region.
Quantum Monte Carlo Technique
By taking the lowest-order quantum correction in the Wigner transport equation and supposing that the system is close to equilibrium [6, 8] , we have derived a quantum-corrected Boltzmann transport equation as follows.
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where the quantum mechanical effects are incorporated in terms of a quantum correction of potential, which is represented in case of a 2D Si-MOSFET by (1), the following equations of motion are found to govern the particles in free flight.
Further, in the calculation of the transition rates of scattering processes, the quantum correction of potential U v QC should be taken into account in the evaluation of the carrier's total energy. We have already demonstrated that the quantum MC technique proposed works well to describe the quantum transport problems including tunneling and quantum confinement effects [5, 6, 8] , and also have carried out a detailed comparative study with the effective potential approach for a one-dimensional tunneling barrier [5] .
Thermal Equilibrium Solutions
The 2D device model used in the simulation is shown in Fig. 2 . The channel region is assumed to be intrinsic and perfectly uniform. As for the scattering mechanism, only phonon scattering is taken into account in the channel region, where both intra-valley acoustic phonon and inter-valley phonon scattering including fphonons and g-phonons are incorporated [9] . Impurity scattering is considered only in the source and drain regions. The gate oxide thickness is 1.5nm, where the gate tunneling effect is neglected in this study. The temperature is 300K. Fig. 3 shows the calculated inversion electron distributions in the x direction, which are extracted in the middle of the channel, for (a) T SOI = 3nm and (b) T SOI = 2nm. The gate voltage V G is 1.0V and the drain voltage V DS is set 0V to obtain thermal equilibrium solutions. The channel length was set to be sufficiently long (=50nm), where the 2D quantum MC simulation is carried out. The results obtained by using a onedimensional self-consistent SP solver are also plotted for comparison. They agree quite well with the quantum MC solutions. The solid and the dashed lines represent the electron density distributions for the 2-fold and the 4-fold valleys, respectively. First, it is found that the higher electron occupancy of the 2-fold valleys is obtained even in the quantum MC method, which indicates that the subband energy difference between the 2-fold and the 4-fold valleys is effectively incorporated via the quantum correction of potential. Furthermore, we can confirm that the electron occupancy of the 2-fold valleys enhances when the SOI layer becomes thinner than the inversion-layer thickness [1] . The above results demonstrate that the quantum MC technique is sufficiently applicable to the quantum transport problems in ultra-thin SOI devices.
Non-Equilibrium Quantum Transport
Next, we study non-equilibrium electron transport when the drain bias voltage is applied. The SOI layer thickness is taken as 3nm, and the channel length L ch 10nm. Fig. 4 shows (a) 
Fig. 3. Calculated inversion electron distributions in the x direction for (a) T SOI = 3nm and (b) T SOI = 2nm. The electron densities for 2-fold and 4-fold valleys are plotted separately. The gate voltage V G is 1.0V and the drain voltage V DS is set 0V. QMC and SP denote the quantum MC and the Schrödinger-Poisson methods, respectively.
correspond to the quantum MC and the classical MC methods, respectively. The integrated electron density in the quantum MC method is reduced due to the quantum mechanical quantization in the inversion-layer. Here, it is worth noting that the average velocity of electrons evaluated by the quantum MC method is larger than that of the classical method. As mentioned before, the electrons in the channel region mainly stay at the 2-fold valleys with the lowest quantized subband. Since they have the lower conductivity effective mass and the higher mobility along the channel, the quantum mechanically calculated mean velocity becomes larger compared to the classical simulation. Incidentally, such a carrier mean velocity increase due to the subband splitting has not been reported in the effective potential based quantum MC approach [7] . We have confirmed that due to the mean velocity increase, the average electron energy is also larger than the classical result. Fig. 5 shows the computed drain current-voltage characteristics for the gate voltages of 0.5V and 0V. Even though the average electron velocity increases in the quantum mechanical simulation due to the subband energy splitting, the drain current becomes lower than that of the classical simulation. The decrease in drain current is largely due to the reduction of electron density in the inversion-layer as shown in Fig. 4 (a) . To see the contribution of electrons in the 2-fold and the 4-fold valleys to the drain current in detail, the drain current-voltage characteristics for each valley are computed separately as shown in Fig. 6 , where (a) and (b) correspond to the quantum MC and the classical MC methods, respectively. In the classical simulation of Fig. 6 (b) , the current flowing through the 4-fold valleys is larger than that through the 2-fold valleys, which is simply due to the valley degeneracy of bulk silicon. On the other hand, the drain current in the quantum mechanical simulation is mainly governed by the 2-fold valleys as shown in Fig. 6 (a) . This is due to the higher electron occupancy of the 2-fold valleys caused by the subband energy splitting. Thus, a detailed modeling of 2D quantum effects considering the multi-valley structure in silicon conduction band is indispensable to analyze the non-equilibrium electron transport in nano-scaled Si-MOSFETs.
Quasi-Ballistic Transport
Next, we discuss quasi-ballistic behaviors of ultra-short channel devices. In the MC method, we can readily count frequency that a carrier encounters scattering in the course of traveling from source to drain. We have obtained the probability distributions of scattering numbers as shown in Fig. 7 , where V G = V DS = 0.5V and only phonon scattering is taken into account. The channel length is varied from 5 to 30nm. The horizontal axis denotes the number of scattering events counted in the channel region and the vertical axis represents the corresponding probability. As a matter of course, the longer the channel is, the more the scattering happens. It is also found that only several scatterings are detected in the 5nm device, where about 60 percent of electrons are transferred from source to drain without any scattering. In other words, about 40 percent of electrons encounter at least one scattering event even in the 5nm channel.
Next, Fig. 8 shows the fraction of ballistic electrons and average number of scattering events computed as a function of channel length. The results by using the classical MC method are also plotted by the dashed lines. It is found from the quantum MC simulation that the ballistic electrons dominate more than half of the whole electrons when the channel length becomes less than 10nm. As a result, the average number of scattering events is estimated to be less than one for the sub-10nm channels. As shown in Fig. 4 (b) , the classical particles are traveling the channel with slower mean velocity, and thus they encounter more scattering events until arriving at the drain electrode. Therefore, the ballistic behaviors of electrons are underestimated in the classical simulation as shown in Fig. 8. 
Conclusion
We have investigated the quantum transport properties of nano-scaled SOI-MOSFETs based on the quantum Monte Carlo technique. First, the validity of the technique is verified by simulating the thermal equilibrium electron distributions in the inversion-layer. Then, we have demonstrated that the multi-valley structure of silicon conduction band plays an important role in the non-equilibrium and quasi-ballistic transport of nano-scaled MOSFETs. We have also estimated the number of scattering events in ultra-short channel devices. We have found that a majority of electrons can be ballistic when the channel length shrinks less than 10nm. We hope that the quantum Monte Carlo technique will be a powerful tool for practical design of ultimate integrated devices. 
